RTL (ASIC) Design Engineer (Shivamogga)
RTL (ASIC) Design Engineer (Shivamogga)
-
Shivamogga, India
-
Posted: less than a week ago
-
Save
Description
RTL Design Engineer (SDC Constraints)
????????????????????????????????????????: ????+ ???????????????????? ????????????????????????????????: ???????????????????????????????????? ???????????????? ????????????????: ???????????????????????? / ????????????????????????
???? ???????????? ???????????????????????????????? We are looking for a highly skilled Senior RTL ASIC Design Engineer with strong hands-on experience in SDC Constraints. The ideal candidate will have deep expertise in RTL design, timing constraints, and close collaboration with synthesis and STA teams.
???? ???????????? ???????????????????????????????????????????????????????????????? ➖ Design and develop RTL (Verilog/SystemVerilog) for complex ASIC blocks and subsystems ➖ Create, review, and maintain SDC constraints (clock definitions, I/O constraints, false paths, multicycle paths, exceptions, etc.) ➖ Work closely with synthesis, STA, physical design, and verification teams to achieve timing closure ➖ Perform RTL quality checks, linting, and CDC analysis ➖ Support timing debugging and constraint optimization across multiple design iterations ➖ Participate in architecture discussions and design reviews ➖ Ensure deliverables meet performance, power, and area (PPA) goals.
✅ ???????????????????????????????????? ???????????????????????? & ???????????????????????????????????????? ▪️ 7+ years of hands-on experience in RTL ASIC design ▪️ Robust and mandatory expertise in SDC ▪️ Clocking strategies ▪️ Timing exceptions ▪️ Constraint validation and debug ▪️ Proficiency in Verilog/SystemVerilog ▪️ Solid understanding of ASIC design flow (RTL → Synthesis → STA → P&R;) ▪️ Experience working with Synopsys tools (DC, PrimeTime – preferred) ▪️ Strong knowledge of timing concepts and timing closure ▪️ Excellent debugging and problem-solving skills
???? ???????????????? ???????? ???????????????? ???? Experience in low-power design techniques ???? Exposure to CDC/RDC methodologies ???? Experience with complex SoC designs ???? Scripting knowledge (Tcl / Perl / Python) ???? Prior experience working with global or distributed teams Apply on Kit Job: kitjob.in/job/4mjidv
????????????????????????????????????????: ????+ ???????????????????? ????????????????????????????????: ???????????????????????????????????? ???????????????? ????????????????: ???????????????????????? / ????????????????????????
???? ???????????? ???????????????????????????????? We are looking for a highly skilled Senior RTL ASIC Design Engineer with strong hands-on experience in SDC Constraints. The ideal candidate will have deep expertise in RTL design, timing constraints, and close collaboration with synthesis and STA teams.
???? ???????????? ???????????????????????????????????????????????????????????????? ➖ Design and develop RTL (Verilog/SystemVerilog) for complex ASIC blocks and subsystems ➖ Create, review, and maintain SDC constraints (clock definitions, I/O constraints, false paths, multicycle paths, exceptions, etc.) ➖ Work closely with synthesis, STA, physical design, and verification teams to achieve timing closure ➖ Perform RTL quality checks, linting, and CDC analysis ➖ Support timing debugging and constraint optimization across multiple design iterations ➖ Participate in architecture discussions and design reviews ➖ Ensure deliverables meet performance, power, and area (PPA) goals.
✅ ???????????????????????????????????? ???????????????????????? & ???????????????????????????????????????? ▪️ 7+ years of hands-on experience in RTL ASIC design ▪️ Robust and mandatory expertise in SDC ▪️ Clocking strategies ▪️ Timing exceptions ▪️ Constraint validation and debug ▪️ Proficiency in Verilog/SystemVerilog ▪️ Solid understanding of ASIC design flow (RTL → Synthesis → STA → P&R;) ▪️ Experience working with Synopsys tools (DC, PrimeTime – preferred) ▪️ Strong knowledge of timing concepts and timing closure ▪️ Excellent debugging and problem-solving skills
???? ???????????????? ???????? ???????????????? ???? Experience in low-power design techniques ???? Exposure to CDC/RDC methodologies ???? Experience with complex SoC designs ???? Scripting knowledge (Tcl / Perl / Python) ???? Prior experience working with global or distributed teams Apply on Kit Job: kitjob.in/job/4mjidv
Highlights
-
Company nameACL Digital
-
Job positionRTL (ASIC) Design Engineer (Shivamogga)
Safety Tips
Beware of ads written with poor grammar or spelling.
More info about this ad
RTL (ASIC) Design Engineer (Shivamogga) has been posted in the Shimoga Engineering category on Locanto.
In this category, there are no other ads right now posted in Shimoga.
There are more ads within a 15 km radius for this category. If you want to view those ads, click here.